{"guid":"524e4a4e-584d-2020-2020-202020202020","title":"A low-level view at the Lattice iCE40 HX1K/HX8K FPGA","subtitle":"","slug":"RNJNXM","link":"https://c3voc.de","description":"","original_language":"eng","persons":["Roland Lutz"],"tags":["mrmcd17","40"],"view_count":376,"promoted":false,"date":"2017-09-03T00:00:00.000+02:00","release_date":"2017-09-03T02:00:00.000+02:00","updated_at":"2026-03-12T13:45:07.830+01:00","length":2831,"duration":2831,"thumb_url":"https://static.media.ccc.de/media/conferences/mrmcd/mrmcd17/40-hd.jpg","poster_url":"https://static.media.ccc.de/media/conferences/mrmcd/mrmcd17/40-hd_preview.jpg","timeline_url":"https://static.media.ccc.de/media/conferences/mrmcd/mrmcd17/524e4a4e-584d-2020-2020-202020202020-timeline.jpg","thumbnails_url":"https://static.media.ccc.de/media/conferences/mrmcd/mrmcd17/524e4a4e-584d-2020-2020-202020202020-thumbnails.vtt","frontend_link":"https://media.ccc.de/v/RNJNXM","url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_title":"MRMCD 2017 - Bundesdatenschau","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17","related":[{"event_id":2818,"event_guid":"fca4934b-5f01-4680-8cda-03fa206aac17","weight":17},{"event_id":4485,"event_guid":"da208942-2be8-4f14-9466-ba8e7b74fca8","weight":12},{"event_id":4538,"event_guid":"41484e52-4847-2020-2020-202020202020","weight":7},{"event_id":4542,"event_guid":"56484c54-534e-2020-2020-202020202020","weight":8},{"event_id":4545,"event_guid":"33434748-4148-2020-2020-202020202020","weight":7},{"event_id":4550,"event_guid":"46543741-3755-2020-2020-202020202020","weight":5},{"event_id":4552,"event_guid":"4a584856-5341-2020-2020-202020202020","weight":9},{"event_id":4553,"event_guid":"45334c55-4445-2020-2020-202020202020","weight":9},{"event_id":4555,"event_guid":"44433941-4739-2020-2020-202020202020","weight":8},{"event_id":4556,"event_guid":"4646484a-5a4c-2020-2020-202020202020","weight":6},{"event_id":4817,"event_guid":"be19fbe3-e825-4e67-93f9-a6aeda2e31af","weight":10},{"event_id":4852,"event_guid":"77aaf0be-d2a8-4531-be02-c91c19b1ca77","weight":9}],"recordings":[{"size":155,"length":2831,"mime_type":"video/mp4","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_hd.mp4","state":"new","folder":"h264-hd","high_quality":true,"width":1920,"height":1080,"updated_at":"2017-09-03T13:52:26.121+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/h264-hd/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_hd.mp4","url":"https://api.media.ccc.de/public/recordings/19403","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"},{"size":77,"length":2831,"mime_type":"video/mp4","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_sd.mp4","state":"new","folder":"h264-sd","high_quality":false,"width":720,"height":576,"updated_at":"2017-09-03T14:01:10.759+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/h264-sd/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_sd.mp4","url":"https://api.media.ccc.de/public/recordings/19404","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"},{"size":43,"length":2823,"mime_type":"audio/mpeg","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA.mp3","state":"new","folder":"mp3","high_quality":false,"width":0,"height":0,"updated_at":"2017-09-03T14:01:46.521+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/mp3/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA.mp3","url":"https://api.media.ccc.de/public/recordings/19406","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"},{"size":31,"length":2823,"mime_type":"audio/opus","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA.opus","state":"new","folder":"opus","high_quality":false,"width":0,"height":0,"updated_at":"2017-09-03T14:02:17.853+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/opus/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA.opus","url":"https://api.media.ccc.de/public/recordings/19407","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"},{"size":84,"length":2831,"mime_type":"video/webm","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_webm-sd.webm","state":"new","folder":"webm-sd","high_quality":false,"width":720,"height":576,"updated_at":"2017-09-03T14:11:10.126+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/webm-sd/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_webm-sd.webm","url":"https://api.media.ccc.de/public/recordings/19411","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"},{"size":209,"length":2831,"mime_type":"video/webm","language":"eng","filename":"mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_webm-hd.webm","state":"new","folder":"webm-hd","high_quality":true,"width":1920,"height":1080,"updated_at":"2017-09-03T15:01:55.026+02:00","recording_url":"https://cdn.media.ccc.de/events/mrmcd/mrmcd17/webm-hd/mrmcd17-40-eng-FPGA_design_with_Free_Software_The_Lattice_iCE40_HX1K_HX8K_FPGA_webm-hd.webm","url":"https://api.media.ccc.de/public/recordings/19419","event_url":"https://api.media.ccc.de/public/events/524e4a4e-584d-2020-2020-202020202020","conference_url":"https://api.media.ccc.de/public/conferences/mrmcd17"}]}